The parallel topological analysis for circuits is presented in this paper.The method combines node tearing with topological analysis to realize parallel symbolic analysis for larger scale circuits.The method not only successfully enhances the applicabilit