LogicLock and Timing Constraints Implemented on High-Speed Data Acquisition System

Abstract:

The LogicLock method based on Altera FPGA can highly improve design efficiency of complex system.The performance of each module can be preserved during system integration.The Assignment Editor in Quartus II supports various constraints including timing cl