A survey of convolutional neural network accelerator based on FPGA
Author:
Affiliation:

School of Information Systems Engineering,Information Engineering University,Zhengzhou Henan 450000,China

Funding:

Ethical statement:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
    Abstract:

    In recent years, thanks to the enhancement of computing power of computers and the vast amount of data generated by the internet, Deep Learning(DL) technology has achieved rapid development. Among them, the most notable Convolutional Neural Networks(CNN) have successfully been commercialized in fields such as image recognition,object detection, and natural language processing. However, as the network layers become deeper, the demand for computing power and memory has risen sharply. How to accelerate convolutional neural networks and deploy them on hardware accelerators has gradually become a hot topic in academic research. Starting from the advantages of developing neural networks with Field-Programmable Gate Arrays(FPGA), various development methods of FPGA are introduced, various optimization strategies for deploying and accelerating convolutional neural networks are discussed in detail, and the performance of FPGA convolutional neural network accelerators using different optimization strategies is presented. Finally, the future development direction of FPGA convolutional neural network accelerators is expected.

    Reference
    Related
    Cited by
Get Citation

张坤,高博,冀亚玮,谢宗甫,高飞,李宇东.基于FPGA的卷积神经网络加速器现状研究[J]. Journal of Terahertz Science and Electronic Information Technology ,2024,22(10):1142~1153

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
History
  • Received:October 14,2022
  • Revised:October 22,2022
  • Adopted:
  • Online: October 30,2024
  • Published: